Problem statement:

Given RTL top description, create a SystemVerilog interface

SystemVerilog interfaces:

  • Powerful abstraction technique
  • Most recommended way to connect SV/UVM TB to RTL/DUT
  • Encapsulates communication across TB-DUT
  • Group signals
  • modport, clocking block
  • Assertions
  • Covergroups, cover properties
  • Mundane task to hand-code for every block  

Verdi_1         arrow    VW_DVC_SVI        


For more details, contact us via support@verifworks.com

[dl url=”http://verifworks.com/download/dvc/VW_DVC_SVI_v2016.03.tar.gz” title=”Download DVC-SVI ” desc=”” type=”” align=””]

One Comment

  1. Pingback: DVTalk - Go2UVM workshop on Sep 20, 2015 - Verification News

Leave a Reply

Your email address will not be published. Required fields are marked *

This site uses Akismet to reduce spam. Learn how your comment data is processed.